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MEMORY- AND BUFFER-REFERENCING
CHARACTERISTICS OF A WAM-BASED PROLOG
EVAN TICK
D Several local data buffers are proposed and measurements are presented
for variations of the Warren-abstract-machine (WAM) architecture for
PROLOG. First, literature in this area is reviewed . Choice-point buffers,
stack buffers, split-stack buffers, multiple register sets, copyback caches,
and "smart" caches arc then examined . Evaluation parameters such as
stack reference depth and reset depth are defined, and measurements are
presented motivating the local-memory designs. A memory-trace-driven
simulator was used to collect miss- and traffic-ratio statistics for the local
memories. Statistics collected from four benchmark programs indicate that
small (< 1024 words) conventional local memories perform quite well
because of the WAM's high locality . The data-memory performance
results are equally valid for native code and reduced-instruction-set imple-
mentations of PROLOG . d
1. INTRODUCTION
The goal of this paper is to show that efficient memory designs are even more
critical for symbolic processor performance than for numeric processors . It is
shown however that well-designed small memories can successfully reduce the
bandwidth requirement of languages with highly dynamic memory usage . This
study centers on abstract machine architectures for PROLOG . PROLOG differs
from procedural languages in that it is applicative (variables can be bound at most
once in an execution path), is nondeterminate (alternate paths are executed in an
attempt to create a consistent set of variable bindings), and uses unification as the
primary operation
. This paper shows how the means to efficient PROLOG
execution differ from and are similar to those of conventional languages .
Evaluation of PROLOG performance is approached from the vantage point of
memory design . High-speed processors are ultimately limited by memory band-
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width, and architectures that require less bandwidth have greater potential for
high performance. High-speed uniprncessor performance is necessary, even within
a multiprocessor, because not all types of parallelism exist or can be exploited in
all applications . Although this paper analyzes the performance of local memories
for sequential PROLOG architectures, these results also apply to recent parallel
architectures that closely correspond to the WAM, e.g., the RAP-PROLOG [17],
Aurora [22], and PEPSys [52] architectures .
PROLOG memory characteristics presented in this paper indicate that
PROLOG differs from conventional languages in three main areas : (1) more
dynamic structure referencing, (2) lower read :write ratio, (3) less locality . To
combat these factors, local memories more closely coupled with the machine
architecture are necessary, e.g ., a "smart" cache . Traditional local memories can
also be utilized to an advantage . Performance measurements and comparisons of
these local memories are presented in this paper .
This paper is organized as follows. In Section 2, a review is given of previous
studies in PROLOG architectures and machines . In Section 3, a brief review of the
storage model of the Warren abstract machine is given . In Sections 4-5, the
experimental methodology used and benchmarks measured in this paper are
described. In Section 6, high-level data-referencing characteristics of the bench-
marks are presented . In Section 7, several two-level memory hierarchies are
described and benchmark simulation measurements are presented and analyzed .
This constitutes the lower-level data locality characteristics of PROLOG . Lastly, in
Section 8, conclusions are summarized .
2. LITERATURE SURVEY
In this section, a survey is given of the previous research in PROLOG performance
analysis and machine memory design . This survey does not include research on
symbolic machine design in general, nor parallel logic programming . With discre-
tion, the knowledged gained from simulating and designing PROLOG machines
can be applied to parallel logic-programming machines. However, certain impor-
tant characteristics of parallel architectures conspicuously absent from sequential
designs (e.g., scheduling) can seriously affect memory performance .
2.1. Analysis of PROLOG
Many studies of both the static and dynamic characteristics of PROLOG programs
have been undertaken . Warren [49] measured the execution time of small PROLOG
programs to compare the performance of DEC-10 PROLOG with the perfor-
mance of various other programming languages. This was one of the first sets of
PROLOG benchmarks published with performance measurements.' Wilk [53]
measured the execution time of small, synthetic PROLOG programs to compare
'Since
[49], the speeds of several other PROLOG implementations have been published . These are
not reviewed, however, because they do not constitute detailed studies of PROLOG execution
characteristics .
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different systems . He discusses the important attributes of a PROLOG system,
ranging from garbage collection to debugging capabilities .
Ross and Ramamohanarao [35] measured the memory-referencing behavior of
small sequential PROLOG programs . In contrast to this paper, they studied the
PROLOG working set, i.e ., page-referencing characteristics, between main mem-
ory and backing store . PROLOG was found to have a larger working set than
typical c programs . A PROLOG paging strategy was designed which avoids
transferring pages not belonging to the current valid storage areas (as defined by
stack pointers, etc .). For compiled programs, this reduced page traffic by a factor
of two below a conventional paging strategy .
Matsumoto [23], Ratcliffe and Robert [34], and Onai et al . [31] performed static
analyses of large PROLOG programs (including versions of the CHATP and UCB
benchmarks used here) . They measured several attributes such as the number of
cuts per clause . These high-level statistics were aimed primarily at evaluating
compiler techniques, but not at direct analyzing the performance of the programs
(although Matsumoto's tools produced some crude dynamic performance statistics) .
Since static code was measured, these statistics don't necessarily reflect run-time
behavior. Nor were these high-level analyses based on architecture models, as is
done here .
Dobry et al . [131 measured the execution time and simple memory-referencing
characteristics of small PROLOG programs to illustrate the effectiveness of the
PLM architecture. This work was extended by Touati and Despain [441 to include
several larger benchmarks, including versions of the CHATP and ILI benchmarks
used here . Touati and Despain's study presents measures of detailed high-level
characteristics of the PLM, such as cdr-coding efficiency, with the aim of evaluat-
ing compiler optimization strategies . Where their study overlaps this one, the
results agree . Note that although the PLM was built, the studies cited above used
simulation for their measurements .
Taki et al . [39] measured the execution time and memory-referencing character-
istics of several PROLOG programs (the largest, a parser of 1500 lines) to evaluate
the PSI-I architecture . Firmware tools were built to capture memory-address and
microcode references . The address trace was fed to a cache simulator for analysis
of cache design parameters. This work is one of the more extensive PROLOG
architecture studies, but focuses only on improving PSI-I performance, not gener-
alizing PROLOG execution behavior .
2.2 . Specialized PROLOG Machines
A few comparative sequential PROLOG hardware studies have been conducted
and several PROLOG machines built [19, 29, 16, 30, 28, 13, 37] . The following
machines have all been built, but very few performance measurements have been
published . The memory organizations summarized here can only be the result of
ad hoc design .
The Kobe University PEK machine [19] compiles PROLOG into horizontal
microcode that is executed from a writable control store (WCS) . The PEK
architecture is similar to that of DEC-10 PROLOG [49] . In addition to a 16K (by
96-bit) WCS, the PEK also incorporates a 4K (by 34-bit) stack buffer, 16K (by
34-hit) heap buffer, and 16K (by 14-bit) trail buffer .
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The Machine for Artificial Intelligence Applications (MAIA), built by CNET
and CGE [36], is a multitasking, real-time workstation for symbolic applications .
Compiled LISP and LISLOG (a PROLOG dialect) are executed on a microcoded
engine. The MIA is equipped with a 32K (by 40-bit) instruction cache and a 16K
stack cache, subdivided to provide fast task switching .
Two ICOT/Mitsubishi personal sequential inference (PSI) machines have been
built, targeted as single-user PROLOG workstations . The PSI-I [30] is a mi-
crocoded interpreter for KLO, a simple compiled form of PROLOG . PSI-I is
equipped with an 8K (by 40-bit), two-way set-associative copyback I/D (combined
instruction-data) cache . The PSI-II [28] instruction set is a derivative of the WAM .
It incorporates a 4K (by 40-bit), directly mapped copyback l/D cache . The PSIs
incorporate a w r i t e s t a c k operation which avoids fetching the next (invalid)
word at the top of stack . This is a limited example of the more general "smart"
cache described and analyzed in this paper .
The NEC High-Speed PROLOG Machine (HPM or CHI-I) [29] was designed to
be an accelerator back-end processor for the PSI-l . The instruction set is a
derivative of the WAM . The HPM incorporates an 8K (by 36-bit), four-way
set-associative write-through I/D cache and an II-Kword (by 80-bit) WCS . The
CHI-II [16] improves the performance and enlarges the memory of the CHI-I . A
40-bit word is used, in addition to a 32-Kword cache and a 16-Kword (by 78-bit)
WCS.
The UC Berkeley Programmed Logic Machine (PLM) is a pipelined, mi-
crocoded PROLOG machine [13] . The machine instruction set is a derivative of
the WAM. The PLM incorporates a fixed-size single-choice-point buffer, a looka-
head instruction buffer, and a write buffer (to queue outstanding write requests) .
The Xenologic XI [12] is commercial version of the PLM, used as a coprocessor to
a Sun. It includes two directly mapped 64-Kword (by 32-bit) caches (separating
instructions and data) without the choice-point buffer .
The Mitsubishi Pegasus is a pipelined, RISC microprocessor for PROLOG,
designed primarily as a VLSI experiment [37]. The tagged, load/store architecture
incorporates a 72-word shadow-register set, similar to that suggested by the author .
Measurements made on small benchmarks running on Pegasus indicated that the
shadow registers can improve program performance by up to 17% [37] .
The Hitachi Integrated Prolog Processor (IPP) [1, 21] is a pipelined, microcoded
PROLOG engine built within a modified general-purpose superminicomputer . The
instruction set is a derivative of the WAM. The additional WAM hardware
includes an ALU, 2-Kword (by 64-bit) WCS, register file, and tag handler . The IPP
also incorporates a four-word instruction prefetch buffer, write-through cache, and
write buffer.
The INRIA MALI [5] is a memory system tailored to logic-programming storage
models. MALI is attached to a host executing a corresponding PROLOG inter-
preter
. The host requests memory actions from MALI, which can perform real-time
garbage collection concurrently with host execution
.
The Imperial College SWIFT microprocessor [10] plans to emulate both LISP
and PROLOG with a FORTH-like RISC instruction set. A (state) register set,
operand stack buffer, and return-address stack buffer are integrated on chip (these
stacks are frequently accessed in the execution of FORTH) .
In addition to these special-purpose machines, studies of general-purpose host
PROLOG implementations are now reviewed .
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2.3. Other PROLOG Hosts
Borriello et al . [7] described and measured the execution of PROLOG (native-
coded WAM) on SPUR, a microprocessor with a tagged RISC architecture [40] .
Several small PROLOG benchmarks were executed on the SPUR and PLM
simulators, allowing comparison of execution cycles . The results indicated that the
number of SPUR cycles executed was 2 .3 times that of the PLM . The number of
SPUR instructions executed was 16 times greater than that of the PLM . SPUR
displays consistently lower cache performance (a 35-63% higher miss ratio than
the PLM on mixed I/D cache) . Bordello concludes that assuming similar memory
configurations for PLM and SPUR, the SPUR can achieve 66% of PLM perfor-
mance, if minor tag modifications and compiler improvements are made to SPUR .
Mulder and Tick [27] described and measured the execution of PROLOG
(native-coded WAM) on an MC68020 microprocessor . Approximation methods
were used to compare PLM and MC68020 execution cycles for three medium-size
benchmarks. The results indicated that assuming equivalent main memory speeds,
the number of MC68020 cycles executed was 2 .5 to 3 .5 times that of the PLM . Patt
and Chen [32] did a similar study, concluding that a VLSI implementation of PLM
executes PROLOG programs three to four times faster than an MC68020, assum-
ing equivalent cycle times .
Gee et al . [14] microcoded a VAX 8600 general-purpose computer to directly
emulate WAM instructions . They found that 85% of the PLM execution perfor-
mance could be obtained for simple benchmarks . Because a general-purpose host
was used, high-performance numeric computation was also achieved .
In summary, the WAM has been used as a base architecture for a number of
PROLOG machines . These designs extend the WAM in both the directions of
FIGURE 1 . PROLOG host architecture space : specialization to PROLOG versus hardware
complexity .
VAX 8600/u-coded PLM
IPP
MC68020
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RISC (e.g., Pegasus) and CISC (e .g ., CHI-II) to exploit the characteristics of the
hardware organization used. Consider the architecture space illustrated (not to
scale) in Figure 1 . Several host architectures considered for PROLOG execution
are informally plotted as functions of specialization (to PROLOG) and instruction-
set complexity . Cost increases rapidly with specialization and less so with complex-
ity . Analyzing the various performance studies discussed above, performance
increases rapidly at first with specialization and then levels off . Performance
increases with increasing instruction-set complexity, as memory bandwidth is
rapidly reduced, and then drops off as low-level compiler optimizations cannot be
realized and instruction complexity burdens cycle time . A certain locus away from
highly reduced instruction-set architectures is shaded light gray in Figure 1,
representing high cost and thus inferior cost performance . A certain locus is
shaded dark gray, representing excessive bandwidth requirements and thus inferior
PROLOG performance . The remaining white area represents optimal-cost-perfor-
mance host architectures for PROLOG .
3. WARREN ABSTRACT MACHINE
The WAM is an instruction set and storage model for the efficient execution of
PROLOG, developed by D . H. D. Warren [50], with origins in the DEC-10
PROLOG [49] architecture . Many logic-programming language implementations,
both sequential and parallel, are based on the WAM . Variants of the WAM have
also been used to implement LISP (e .g ., [121) . In the results presented in this paper,
memory traffic is used to assess processor performance . Therefore, a short descrip-
tion of the WAM storage model will be given here, rather than a precise definition
of the instruction semantics . It should be noted that other factors can significantly
influence performance, e.g., compiler optimization and overheads of managing
local memories. This study, concentrating on data referencing, is only a partial
exploration of the performance space .
The WAM storage model consists of the following primary areas : code space,
heap, stack, trail, and pdl (pushdown list). In addition to various state registers
used to manage the storage areas, there is a set of argument registers for passing
parameters during procedure calls and calculating temporary results . The WAM
state registers are summarized in Table 1 and described below . The top of stack is
defined by the more recent of E and B .
TABLE 1. WAM state registers
Register Contents
E Current environment
P Current instruction pointer
B Current choice point
c P Continuation instruction pointer
H Heap pointer
S Heap structure pointer
H B
Heap backtrack pointer
TB Trail pointer
XO-x15
Argument registers
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The stack holds two types of variable-length frames : environments and choice
points . As environment holds both local variables and bookkeeping information . A
choice point holds arguments passed to a nondeterministic procedure and back-
tracking information (including a pointer to the environment active when the
choice point was created) . A continuation chain links environments, and a back-
track chain links choice points . The top frame in each is called the current frame .
The heap is used primarily for storing compound data structures, referenced from
a corresponding environment . Addresses of bindings are stored on the trail for
unbinding upon backtracking . The pushdown list (pdl) is used for general unifica-
tion .
The WAM calling conventions are as follows . The caller loads arguments into
dedicated argument registers, and control is passed to the callee . Indexing instruc-
tions select a callee clause to try . If the callee is nondeterminate, i .e ., if indexing
cannot narrow down the field of possibly matching clauses to one, a choice point is
created and loaded with the argument registers and backtracking information
(E, B, H, C P, P, T R) . Specialized unification instructions in the head of the selected
clause attempt unification against the arguments . If the match succeeds, the goals
of the clause are called sequentially . Tail-recursion optimization (TRO) is imple-
mented so that stack space for the last goal of a determinate procedure is
allocated directly over its parent's frame .
The two essential control functions of nondeterminate execution in PROLOG
are fail and cut . Failure restores the machine state from the current choice point,
which is left in place (a subsequent instruction will remove the choice point if no
alternatives remain) . TR, CP, P, E, and the argument registers are reloaded with
values from the choice point . H is reloaded from HB, a state register that mirrors
the H-value saved in the choice point . Shallow backtracking occurs when the
current choice point is the most recent frame on the stack . Otherwise deep
backtracking occurs and resetting B trims the stack .
Cut prevents undesired backtracking over the clauses in a procedure . As a goal
in a clause of a procedure, cut always succeeds, causing a side effect of disallowing
subsequent clauses of that procedure to be tried in the event of backtracking . One
method by which cut can be implemented in the WAM model is by assigning B to
the choice point immediately preceding the current environment . If the current
environment is nondeterminate, 8 is reassigned to point to the choice point before
this choice point . The action of resetting B may trim the stack, although its
primary purpose is to avoid unnecessary computation . This implementation of cut
is adopted here .
The operation of the WAM storage areas is illustrated in Figure 2 which shows
three snapshots during the execution of the following code :
? - P(X) .
q(f(Y)) :- r(Y) . . .
q( . . .
Snapshot (a) shows environments are created for p and q to hold local variables . A
choice point is created for q because two alternative clauses can match . The choice
point subdivides the heap and trail to allow efficient backtracking in time and
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FIGURE 2. WAM storage-model example . (a) After call of procedure q, q's choice point
and environment are stacked on top of p's environment . No head unification in q has yet
occurred. (h) Passed parameter x is unified with f (r), created on the heap. Binding x is
trailed because backtracking (in q) cannot reset x . (c) After q fails in its first clause, the
choice point is used to detrail (unbind) x and pop garbage (t (v)) off the heap . The stacks
are now identical to just before q was called .
space. Snapshot (b) shows the structure f (r) is created on the heap and referred
to from p's environment. X is trailed when bound to f (Y) . Snapshot (c) shows how
backtracking (failure of the body of the first clause of q) reinstates the machine
from q's choice point. The key points here are that determinate execution is as
storage efficient as in conventional languages and that nondeterminate execution
automatically retrieves storage .
4. METHODOLOGY
In this study, memory reference behavior was measured with address-trace-driven
memory simulators . The architecture modeled is a close variant of the WAM,
called Lcode. Traces are produced with an Lcode emulator that executes object
files produced by an Lcode assembler . The assembler translates PROLOG com-
piler output . These tools, summarized in Table 2, run on the Stanford Emulation
Laboratory VAX-11/750, under UNIx. The compiler is a modified version of the
UC Berkeley PLM compiler [47]. The emulator kernel consists of a single large
function wherein each intermediate-level instruction is implemented . Primitive
procedures not transformed by the compiler are dynamically interpreted in c . A
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TABLE 2. Stanford Emulation Laboratory PROLOG tools
side effect of executing the program is the production of a memory-reference trace
file . Memory references made by primitive procedures are counted as other
references; however, these primitives are not restricted to using the state registers
of the WAM model . The assumption is that the required temporary registers will
be available for the implementation of these primitives . The emulator has alterna-
tive definitions for certain operations, allowing emulation of variant WAM archi-
tectures [43] . WAM instructions are emulated in close correspondence to the
detailed semantics given by Warren [50] . Lcode operations that lend themselves to
alternative semantics include general unification, cut, indexing instructions, and
built-ins . The emulator implementation of these operations are described in detail
in [421.
The memory simulators (Table 3) are c programs that simulate various
parametrized local memories driven by trace references . The simulators are
described in detail in the next sections . Note that all memory simulations were
conducted with a "cold start" (i .e ., initially the local memories are empty when
measurements are started) . The traffic ratio is calculated assuming a one-word bus,
and the buffers considered are organized around one-word entries . Therefore,
when extrapolating these statistics to a system with a wider bus, buffer traffic will
likely be higher, unless correspondingly wider buffer entries are used . In the latter
case, burst-mode transfer of lines will lower the buffer traffic .
4.1. Compiler
Because compiler optimizations can greatly affect the performance of an architec-
ture, the PROLOG compiler used in these measurements is described in more
detail in this subsection . The compiler is a modified version of the UC Berkeley
TABLE 3. Local memory simulators and the type of references cached
Simulator
Choice-point buffer
Stack buffer
E-stack buffer
Copyback cache
"Smart" cache
Write-through cache
Hybrid cache
Instruction buffer
Multiprocessor
caches
References captured
Data (choice points)
Data (choice points and environ .)
Data (environments)
Data and/or instructions
Data
Data
Data
Instructions
Data
Tool Input Output Implementation
Compiler Prolog source Lcode assembler Prolog
Assembler Lcode assembler Binary object LEX/YACC
Emulator Binary object Trace file c
Simulators Trace file Statistics c
1 4 2
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PLM compiler [47] and, because it generates code at the abstract level of the
WAM, is limited in the optimizations it can perform. For instance, numerous
native-code optimizations [45, 4, 481 are not implemented, nor are mode-analysis
optimizations [24] . The compiler generates code that overwrites argument registers
during head unification . Thus argument restoration via a choice point is necessary
during backtracking .
Modifications of Van Roy's original compiler (e .g ., removal of cdr coding,
removal of environment trimming, increasing the number of argument registers,
including arithmetic instructions and conditional branches) do not significantly
affect the benchmarks measured here, except for inclusion of incremental indexing
[41] . The original compiler incorporated "one-level" indexing, wherein at most a
single choice point is created for a nondeterminate procedure call.' Incremental
indexing is a modification of Van Roy's method, whereby the number of branches
is reduced . One measure of the effectiveness of an indexing method is the ratio of
t r y m e
_e t
s e to t r y indexing instructions . t r y is an unconditional branch,
whereas try me e 1 Se is conditional . Without incremental indexing, the ratio is
about 3 : 1 [13], whereas with incremental indexing, this ratio is about 25 :1 .
5. BENCHMARKS
In this paper, measurements of four medium-sized PROLOG benchmark pro-
grams are presented: the CHATP English-language parser, the Berkeley PLM
PROLOG compiler, the Quintus PROLOG compiler (QCI), and the Intuitionistic
Logic Interpreter (ILI). Two compilers were included because they characterize
different programming styles, as described below. CHATP is a database query
system written by D . H. D. Warren and L . Periera [51] . Only the front-end parser
is used as a benchmark here . The UCB benchmark is a slightly modified version of
the PLM PROLOG compiler. This compiler does clause and procedure (indexing)
compilation . The QCI benchmark is the Quintus Computer Systems Inc . clause
compiler, written by Warren . Neither compiler benchmark generates code-they
stop after producing an internal form of WAM code, and the two are tested with
different input data . ILl is a natural-deduction theorem prover written by S .
Haridi .
CHATP, originally written in DEC-10 PROLOG, has a simple, pure style, being
derived from grammar rules . UCB, originally written in C-PROLOG, has the most
complex style, using disjunction and conditionals extensively . UCB originally in-
cluded code with side effects : an intelligent backtracking register allocator and a
garbage collector . The register allocator was retained, by implementing a simpli-
fied record primitive, because it has a significant effect on the order of the
algorithm. The garbage collector (implemented by assert /retract) was re-
moved because a system GC will normally perform this function . OCI, originally
written in Quintus PROLOG, has a cleaner style than UCB . QCI was written to
take full advantage of indexing, where UCB was not . ILI, originally written in
IBM-370 PROLOG, is the shortest program of the set, being an interpreter . It is
pure code, relying on PROLOG unification and ca t t to do meta-level reduction .
2
Alternative implementations of "one-level" indexing abound, e .g ., [9, 8, 481
.
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With only superficial knowledge of the programs, it was expected that CHATP
would display the characteristics of a highly nondeterministic program : much
backtracking, using choice points and writing environments that are never read
because of failure . UCB and QC1 were expected to display characteristics of highly
deterministic code : little deep backtracking and more use of the heap . ILI was
expected to display characteristics of a metalevel interpreter : much heap and pd]
usage. These predictions are not entirely accurate, as is discussed in the following
sections .
These benchmarks adequately represent a range of PROLOG applications and
constitute a fair experimental basis because they are complex, sufficiently exercise
all storage areas in nontrivial patterns, were written independently, and cover both
list and structure data manipulation and both determinate and nondeterminate
execution. Conspicuously absent from this suite are database benchmarks (where it
is difficult to fully exercise the cache simulator in a realistic manner) and programs
using higher-order functions such as bagof (where memory characteristics are
dependent on the sophistication of the run-time system) .
The benchmarks' characteristics are summarized in Table 4. The key point is
that the WAM is a higher-level instruction set than conventional architectures . The
ratios in Table 4 are approximate, e.g ., clauses/procedure is calculated as the
number of clauses divided by the number of procedures. The mean ratios and all
mean statistics presented in this paper are calculated by weighting each benchmark
equally. Static measures indicate program size, complexity, and consistency . Dy-
namic measures give high-level execution characteristics, e.g ., data references per
instruction reference. A reference is a 32-bit word accessed from/to memory .
Register-to-register transfers are not considered references. The WAM displays
means of 2 .32 data words referenced per instruction and 0 .679 instruction words
referenced per instruction . Huck [18] reports means of 0 .524 data words refer-
CHAFF UCB QCl ILI Mean
Static
Source lines 850
1238 1040 316
Procedures 157 139
133 51
Clauses 500 383
576 141
Lcode instructions 6439 8694 8269 4478
Clauses/procedures 3.18 2 .76 4.33 2.76 3 .25
Instructions/clauses
12 .9 22.7 14 .4 31 .7 20.4
Instructions/procedures 41 .5
62.5 62 .2 87 .8 63 .5
Procedure invocations 47677
Dynamic
36442 41858 17870
Lcode instructions 587024 616053 674537 283750
Instructions/invocation
12 .3 16.9 16 .1 15 .9
Data references 1347671 1530648
1426098 674013
Instruction references 430715 376236
499043 178908
Data ref ./instr . rcf . 3.13 4.07
2 .86 3 .77 3 .46
Data ref ./instr . 2.30 2.48 2 .11 2.38 2 .32
lnstr . rcf./instr .
0.734 0.611 (1 .740 0 .631 0 .679
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enced per instruction and 0 .837 instruction words referenced per instruction for
FORTRAN on the IBM/370 . For PASCAL/VS on the IBM/370, he reports a mean of
0.84 data words referenced per instruction . For FORTRAN on the VAX 11/780, he
reports a mean of 1 .31 instruction words referenced per instruction . These results
confirm that the WAM instruction set is more potent and more tightly encoded
than a conventional instruction set (throughout this paper, conclusions drawn
about the "WAM" architecture are based on measurements taken of the Lcode
architecture, a close variant of the WAM) .
6. HIGH-LEVEL DATA-REFERENCING CHARACTERISTICS OF THE WAM
6.1 . Stack-Referencing Evaluation Parameters
Stack-referencing characteristics of the WAM are important in motivating the
local-memory designs presented in the next section . To quantify these characteris-
tics, the following evaluation parameters are defined .
Object size .
Choice point size . A choice point consists of an entry indicating its size,
entries corresponding to the values of six state registers, and the parame-
ters being passed, taken from the temporary registers . Thus the minimum
choice-point size is seven words, corresponding to a procedure with no
arguments. Choice-point size is sampled for each choice-point reference .
Environment size . An environment consists of an entry indicating its size
and entries corresponding to the values of three state registers and the
clause's permanent variables . Thus the minimum environment size is four
words, corresponding to a procedure with no permanent variables . Envi-
ronment size is sampled for each reference to the current environment.
The sizes of deep environments (i .e ., environments hidden by choice
points) referenced during dereferencing are not counted .
Reference depth . Note that this statistic is measured for read, write, and all
references. The call depth is an important statistic of most procedure-ori-
ented architectures . The call depth indicates the locality of the activation
stack, possibly justifying a hardware stack buffer . For PROLOG, call depth is
not an accurate indicator because the environment stack (with or without
choice points) is not a true stack. In a true stack, the current scope is always
represented by the top frame in the stack. In PROLOG, the current scope
may be represented by an environment buried in the stack because choice
points created after that environment freeze the stack . When a procedure
call is made, the caller's environment is not necessarily adjacent to the
callee's environment (at the top of the stack) . In addition, last-call optimiza-
tion can cause the caller's environment to be replaced by the callee's
environment, further lessening the usefulness of the call-depth statistic . The
stack reference depth is a more general statistic useful for PROLOG .
Choice point depth . Sampled for each choice-point reference, this is the
distance from the reference to the top of stack. The read depth indicates
the type of backtracking, because most choice-point read references are
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generated during procedure failure . Shallow backtracking is evident when
the choice-point read depth is small . Large read depths imply deep
backtracking .
Environment depth . Sampled for each environment reference, this is the
distance from the reference to the top of the stack. The environment
depth indicates the proportion of references to deep environments .
Heap depth . Sampled for each heap reference, this is the distance from the
reference to the top of the heap . The heap depth indicates the locality of
heap references .
Reset depth .
Choice point reset depth . This statistic is sampled for each instruction which
resets the current choice point. It is the distance from the top of stack
after resetting the choice point, to the previous top of stack . Recall that
the top of stack is defined as the topmost environment or choice point .
Deallocating choice points may or may not affect the top of the stack . This
statistic is a measure of stack locality and type of backtracking . Large reset
depths indicate deep backtracking . Zero reset depth often corresponds to
cuts .
Environment reset depth . This statistic is sampled for each instruction which
resets the current environment, namely d e a l t o c a t e and f a i l . It is the
distance from the top of stack after resetting the environment, to the
previous top of stack . A large reset depth signifies that a series of
environments has been popped from the stack, i .e ., nested determinate
procedure calls have terminated in failure . A small reset depth signifies
deallocation of a single determinate environment by tail-recursion opti-
mization. Zero reset depth signifies termination of a nondeterminate
procedure call, i .e ., one that left at least one choice point on the stack .
Heap reset depth . This statistic is sampled for each failure . It is the distance
from the top of heap after failure to the previous top of heap . Recall that
during failure, the heap pointer, H, is reset to the heap backtrack pointer,
He . This statistic indicates the efficiency of this automatic type of garbage
collection . Zero reset depth indicates that no heap space has been re-
claimed .
6.2. Properties of the Benchmarks
Memory-use statistics are now presented for the benchmarks, assuming a mono-
lithic memory containing the entire PROLOG storage model . Table 5 shows the
maximum dynamic extent of each data area . The UCB garbage-collection facility
was turned off, accounting for the runaway heap . 3 The other programs do not have
this problem because they do not create large structures (QC1 is a clause
3This paper does not explore issues in garbage collection, which
certainly affect memory-referencing
characteristics, albeit in widely varying degrees due to differences in GCs . For example, stop-and-copy
GC will thrash a local data memory
; however, incremental GC will not . GC is a system issue that should
be analyzed by measuring long "application mixes" .
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compiler) . As hypothesized, ILI, a meta-level interpreter, makes significant use of
the heap-the heap grows about three times larger than the stack . Notice however
that general unification, which uses the pdl as a call stack (with three word frames)
does not deeply recurse for any of these benchmarks .
Figure 3 shows memory data reference statistics broken down by area and by
type for the mean of all benchmarks . The stack references are categorized as
choice-point (cp) or environment (env) . On average the benchmarks do 13% heap
referencing and little trail and pdl referencing (for the raw data presented in this
discussion, see [43]). Read-to-write ratios differ significantly among areas . Heap
references are about 2 :1 reads to writes, except for CHATP, which does the least
heap referencing. CHATP does more heap writes (54%) than reads, attributed to
deep backtracking . Choice-point references are consistently about I : I reads to
writes, indicating that most choice-points are restored at least once . Environment
references are about 1 :2 reads to writes except for QCl, which has a closer ratio
(42% reads) . These ratios indicate that most environments are allocated and never
read because of failure . Note that the environment a I l o c a t e instruction, as
implemented in the Lcode emulator, writes four words of bookkeeping informa-
tion. Warren claims this can he reduced to two words [50] at the cost of affecting
other instructions; however, four words of bookkeeping information is more
appropriate for modeling real systems (e .g ., PLM [13] and PSI-Il [28]).
ILI shows the greatest percentage of heap referencing (21%), as expected of an
interpreter . As a result of shallow backtracking, UCB shows the greatest percent-
FIGURE 3
. WAM
data references broken down by storage area .
60
50 -
read
® write
EVAN TICK
TABLE S. Run-time data areas in words: final (maximum) area size after execution
Area size
Benchmark Stack Heap Trail Pd]
CHATP 1845 882 258
6
UCB 1577 20013 2628 6
QC1 1571 2675 590 6
ILI 423 1263 84 3
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age of choice-point referencing (60%), as expected of a program written without
indexing in mind . CHATP shows the greatest percentage of trail referencing (8%),
by a wide margin, as expected of a nondeterminate program . Interestingly, CHATP
shows the least percentage of choice-point referencing (46%), less than the
determinate programs . This indicates that even for well-written determinate pro-
grams, such as QC1, shallow backtracking dominates PROLOG referencing char-
acteristics .
47% of Lcode data references are writes . Huck [18] reports that both IBM/370
and VAX FORTRAN programs display approximately 18% data writes . Mulder
[261 reports 25% data writes for PASCAL programs, independent of architecture
(simulations of IPP [11 agree: PROLOG issues 3-4 times the number of writes that
C does). The increased Lcode write traffic is attributed to setting up for backtrack-
ing, failure, and structure copying . The high percentage of choice-point writes is
caused by the method used to implement backtracking . As mentioned above, the
high percentage of environment writes is an indirect result of failure . The high
percentage of heap writes is caused by the policy of structure copying .
6.3. Stack-Usage Characteristics
The mean and 95% quantile of the mean distributions of the stack-referencing
evaluation parameters are summarized in Table 6 . In the benchmarks studied, the
maximum choice-point size is 21 words . The mean size is 11 .0 words, and so a
nondeterminate procedure contains an average of 4 .0 arguments. 98% of all
choice-point references are to choice points less than 16 words long (holding fewer
than nine arguments) . The PLM constrains choice points to be fixed at 15 words
(overflow arguments are combined at compile time); this bound appears to be a
good choice .
In the benchmarks studied, the maximum environment size is 24 words . The
mean size is 9.3 words, and so an environment contains an average of 5 .3
TABLE 6. Summary of high-level PROLOG memory statistics
Statistic
Area Mean 95% quantile
Object size Cp
11
.0
Env 9.3
Read ref. depth
Cp 10 .8 30
Env
22 .1 64
Heap 345 > 1200
Write ref . depth Cp
5 .0 10
Env 9 .7 29
Heap 86 .8 > 120
Ref. depth Cp
8 .2 21
Env 14 .2
40
Heap 261 .5 > 1200
Reset depth Cp
39 .6 55
Env 17.7 75
Heap 17 .9 50
1 48 EVAN TICK
TABLE 7. Heap reference depth statistics (in words) : distance from the reference address
to the top of the heap
permanent variables . The statistics indicate that the four bookkeeping words per
environment occupy 43% of the environment on average. A 43% overhead is
extremely high and skews the read :write ratio for environment references . The
ratio is skewed because the overhead entries are always written in the a t I o c a t e
instruction, whereas the number of subsequent environment references may be
reduced by failure . CHATP procedures have more permanent variables on the
average than the other benchmarks because of the complexity of the grammar
rules .
Most choice-point references are made near the top of stack . The maximum
read depth is greater than 120 words, and the long read-depth tail significantly
influences the mean distribution . Still, the 95% quantile is only 21 words. The
mean environment reference depth is 14 .2 words. More significant is a 95%
quantile of 40 words, indicating a long tail due to referencing deep environments .
Of the benchmarks measured, CHATP displays the longest tail . The maximum
depths of all the benchmarks exceed 120 words . The split-stack model, discussed in
the next section, was proposed as a partial solution to this problem . The stack-ref-
erence distributions indicate that a small hardware stack buffer can capture much
of the locality of choice-point and (less of) environment references . These statistics
indicate that a single-choice-point buffer will capture more references than any
other buffer of comparable cost .
Table 7 shows the mean and 95% quantile of the heap-reference depth
distributions of the individual benchmarks, broken down by read, write, and total
references. Table 6 gives the average statistics across the benchmarks ; however,
these and the mean distributions are not accurate because, as seen in Table 7, the
variance is high . The heap-referencing distributions have long tails . UCB has
extreme behavior with respect to the other benchmarks (see also Figure 5 below),
partly because the specialized UCB garbage collection facility was removed . The
write depths are shallow because most heap writes occur during structure creation,
at the top of heap . Reads, however, often occur deep in the heap, during
unification of passed structures . The distribution statistics suggest that the high
spatial locality exhibited by writes can be exploited by local memories that capture
the top of heap . The write distribution statistics indicate that a "smart" memory,
which does not continually prefetch the top portion of the heap (because it will be
overwritten), can significantly reduce heap traffic .
The means of the choice-point and environment reset-depth distributions are
39.6 words and 17 .7 words respectively, with maximums in excess of 120 words . All
Read
	
Write Total
Mean 95% Mean 95% Mean 9591,
CHATP
74
.2
350 5.6 21 36 .2 210
UCB 984 .6
> 1200 291 .9 > 120 772 .8 > 1200
QC1 259 .5 900 43 .3
> 120 184 .4 800
ILI 62.0 430 6 .3
14 41 .4 160
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the benchmarks have approximately equal zero environment reset depths (60% of
the distribution falls on zero). This indicates the prevalence of shallow choice
points on the stack, even for supposed determinate programs, such as QCl (which,
in fact, has the highest mean reset depth of 21 .5 words) .
The mean of the heap reset-depth distributions is 17 .9 words. Heap reset depth
indicates the amount of heap space automatically reclaimed during backtracking .
On average, for these deterministic benchmarks, resetting the heap cleans up only
a small portion of the heap . The behavior however is highly program
dependent-ILI and CHATP display instances of larger reclamation . In compari-
son, consider that explicit PROLOG garbage collection reclaims about 50% of the
heap per invocation on average [55] . This statistic, however, is also highly program
dependent .
6.4. Split-Stack Referencing Characteristics
The split-stack model is a modification of the WAM model wherein environments
and choice points are stored separately in an environment stack (E-stack) and a
choice-point stack (B-stack) . The Lcode emulator can optionally execute PROLOG
programs in split-stack mode . The main advantage of this model is an increase in
the spatial locality of environment and choice-point references . The precise
instruction semantics of the split-stack model are described in [43] .
Figure 3 shows that after choice-point references, environment references are
the next largest contributor to the PROLOG data bandwidth requirement . Later
in this paper, an E-stack buffer (i .e ., a buffer that holds the multiple environments
at the top of the continuation chain) is investigated to reduce this bandwidth
requirement. The E-stack buffer holds only environments, to avoid aliasing a
choice-point buffer. The split-stack model facilitates a directly addressable,
wraparound E-stack buffer. As will be shown, an E-stack buffer of one-half the size
of a corresponding WAM-model stack buffer will give similar reductions of
environment traffic and effective memory access time .
The split-stack model decreases absolute stack growth (Figure 5) in the range of
0-22%, depending on the benchmark . The split-stack model always makes more
data references than the single-stack, by 1 .5-2.5%, because management of two
stacks requires saving/restoring an additional state register from memory [43] .
Table 8 compares the high-level memory characteristics that differ between the
single- and split-stack models . As expected, the split-stack model lessens object
depth. Notice that the 95% quantile of environment depth has been halved .
TABLE 8. Comparison between single- and split-stack WAM models : choice-point
and environment reference depths
Single stack Split stack
Statistic Mean 95% Mean 95%
Cp depth
8 .2 21 5 .6 11
Env depth 14 .2 40 7 .0 18
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6.5. Summary
The WAM statistics indicate that even for well-written determinant PROLOG
programs, shallow backtracking dominates the PROLOG data bandwidth require-
ment. The referencing localities of objects on the stack and heap roughly indicate
the relative merits of different types of local data memories for reducing the
memory bandwidth requirement . 95% of all references to choice points land within
the top 21 words of the WAM stack . 95% of all references to environments land
within the top 40 words of the stack . It is shown that in a split-stack architecture,
95% of all environment references land within the top 18 words of the stack . For
the heap, even the top 1200 words of the heap do not always capture 95% of all
heap references . From these high-level statistics, choice-point buffers, stack buffers,
split-stack buffers, and general data caches appear to be viable alternatives for
reducing memory traffic. Low-level memory-referencing measurements of the
benchmarks executing on these local data memories are presented in the following
sections .
7. UNIPROCESSOR MEMORY ORGANIZATIONS
In this section, local copyback data memories are defined and measurements are
presented and analyzed for sequential PROLOG architectures
. Traditional local
memory models, as well as models suited specifically to the PROLOG architec-
tures previously introduced, are examined . The memory model consists of a single
processing unit making requests to a two-level memory hierarchy . Local memory is
important in reducing the memory bandwidth requirement and the effective
memory latency time for the PROLOG system .
Local data memories include a choice-point buffer, stack buffer, environment
stack buffer, copyback cache, and "smart" cache . Miss and traffic ratios were
measured (additional statistics can be found in [43]). It is shown that small local
buffers perform quite well-a 12-word single-choice-point buffer reduces the
memory data bandwidth requirement by 38% . Larger, sophisticated local memo-
ries perform significantly better-a 1024-word "smart" data cache reduces the
memory data bandwidth requirement by 93% .
7.1. Choice-Point Buffer
A choice-point buffer offers maximum data-bandwidth reduction at minimal cost .
An example of a choice-point buffer design is that of the PLM [13] . A buffer
holding the current choice point is simple and directly reduces the primary
data-bandwidth requirement caused by shallow backtracking. In the WAM,
choice-point references are always made to the current choice point . This facili-
tates designing a simple yet efficient buffer as illustrated in Figure 4 . The three
possible states of the buffer are invalid, valid, and partially valid
. The buffer has a
valid bit indicating whether it contains a choice point or a partial choice point . m,
ranging from zero to BufferSize, indicates the number of valid entries if the valid
bit is set . Instructions that create choice points copy back the valid portion of the
buffer to memory and load the new choice point . Instructions that reset the current
choice point simply invalidate the buffer.
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FIGURE 4. Choice-point buffer model .
The choice-point buffer is managed as follows . If the buffer is invalid, choice-
point references arc serviced from memory. If the buffer is valid, a choice-point
reference is not guaranteed to be contained by the buffer. A reference to a choice
point larger than the buffer size may require service from memory . It is assumed
that when referencing large choice points, the host (by either microcode or
reduced native code) will access the valid portion (up to BufferSize) from the
buffer, and the invalid portion directly from main memory . This obviates the need
for run-time checks .
The following variations of this management policy were examined :
(1) Use dirty bits to reduce memory traffic . A dirty bit is a flag associated with
each buffer entry indicating if that entry holds a value not updated in main
memory. This policy does not significantly affect the traffic ratio, because
choice points are only allocated in the buffer when they are created .
(1) Always load the current choice point into the buffer . This policy ensures that
all instructions that modify B also load the new current choice point into the
buffer. Higher hit ratios are attained at the cost of increased traffic ratios .
Even with dirty bits, the buffer's traffic ratios are over three times that of the
former policy .
Choice-point buffer performance measurements are presented in Figure 5 .
These statistics take account of choice-point references only (i .e ., the only memory
requests counted are choice-point requests) . Miss and traffic ratios level off at a
buffer size of 12 words. An eight-word buffer, which contains at most one saved
argument, achieves a miss ratio of 0 .30. A 12-word buffer reduces the miss ratio to
0.16 and reduces the traffic ratio to 0 .28. The choice-point buffer has two
additional advantages :
Its simplicity of design and small size map well onto VLSI .
The buffer can be distributed over the state and argument registers, as shadow
registers . This reduces the time required to read and write a choice point .
This idea was first reported by the author and first implemented in the
Pegasus PROLOG processor [371 .
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FIGURE 5. Choice-point and stack buffer performance measurements
: buffer size versus
miss and traffic ratios .
7.2. Stack Buffer
An alternative to the choice-point buffer is a more ambitious buffer that captures
portion(s) of the stack. Examples of stack-buffer designs include the Symbolics
3600 stack buffer [38], the DCA contour buffers [2],
and the C Machine stack cache
[11] . A reasonable design for PROLOG is a directly addressable wraparound
buffer containing the top portion of the stack. The advantage of a stack buffer over
a choice-point buffer is that the stack buffer captures both environment and
choice-point references . In addition, the stack buffer can capture deep choice
points. The PROLOG stack-buffer model is illustrated in Figure 6
. Assume that
the stack grows upward in addresses. In Figure 6, physical buffer addresses
increase downward . E, a point to the current environment and choice point
. T O S is
the top-of-stack pointer, the greater of E and B. A
and z respectively point to the
highest and lowest valid stack addresses in the buffer . The management policy
described below ensures that if the buffer is valid, A and T 0 S are equivalent
.
The buffer is managed by instructions that allocate and deallocate stack objects
(environments and choice points) . Instructions that create an object load the new
FIGURE 6. Stack buffer model
: directly addressable with wraparound load . A is highest
valid address in the buffer (if buffer is valid, A is top of stack)
. z is lowest valid address in
the buffer . E is current environment pointer
.
B
is current choice-point pointer .
7
0 valid
1 word
dirty
bits
100
ib 3t2 d4 128
2515
m valid
dirty
bits
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object into the stack buffer if the object is not larger than the buffer . If the object
fits in the buffer, the appropriate portion of the buffer is copied back to make
room for the new object . Dirty bits are used to minimize the number of buffer
entries requiring copyback. If the new object does not fit in the buffer, the entire
buffer is copied back and invalidated . Instructions that deallocate objects reset
r 0 S to the new top of stack . If Z > T 0 S, the buffer is invalidated. If z < r 0 S, the
buffer remains valid . No copyback is necessary in these situations, because objects
more recent than the new top of stack are not needed .
If the buffer is invalid, stack references are serviced from memory . If the buffer
is valid, stack references are not guaranteed to be contained by the buffer . For
instance, references to a deep environment may not be in a valid buffer. Thus the
model requires run-time address comparison to detect a buffer hit. The model can
be extended, in obvious ways, to avoid run-time comparisons in certain instances .
An alternative management policy is to always prefetch the top portion of the
stack into the buffer, thus avoiding the need for run-time comparisons . This
alternative policy is taken in most stack buffers designed for procedural languages,
e.g., DCA contour buffers [2] . The "regular" stack growth of procedural languages
allows these buffers to be restored when a buffer underfiow occurs, without
generating excessive memory traffic . PROLOG stack behavior is more irregular
because of choice points protecting deep environments, and failure and cut
releasing large portions of the stack. This irregularity coupled with a policy of
buffer restoration upon underfiow is expected to generate excessive memory traffic .
Therefore the alternative policy was not measured .
Accounting for stack references only, the stack-buffer statistics (Figure 5)
indicate that a stack buffer of 64 words, with a miss ratio of 0.05 and traffic ratio of
0.08, captures most locality in the benchmarks . Dirty bits were found to reduce
traffic by 27% to 42%, for buffer sizes 128 and 16 words respectively . From
choice-point-reference miss-ratio statistics for the stack buffer, it is seen that the
stack buffer captures a significant portion of deep choice-point referencing that a
single-choice-point buffer cannot capture . Recall, however, that the choice-point
buffer, because of its simplicity, does not require run-time address comparisons to
FIGURE 7 . E-stack buffer performance measurements: buffer size versus miss and traffic
ratios .
to
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determine a hit, as does the stack buffer . In addition, a choice-point buffer can be
distributed in implementation (as shadow registers), whereas the stack buffer
cannot.
As previously shown, the split-stack architecture increases the locality of envi-
ronment references . A reduction in the memory bandwidth requirement was
anticipated as a result of increased environment locality . Environment-bandwidth
reduction was measured by modeling an environment stack (E-stack) buffer . The
E-stack buffer model and management policy is similar to those of the stack buffer .
Figure 7 shows the E-stack buffer performance measurements . These statistics
account for environment references only . Environment miss ratios are improved
over environment references on the stack buffer; e.g., a 32-word E-stack buffer and
64-word stack buffer have similar environment miss ratios . Choice-point locality in
the split-stack model is also increased-possibly to be exploited by a multiple-
choice-point buffer .
7.3. Multiple Register Sets
Multiple register sets (MRS) are a popular local memory design for procedural-
language microprocessors (e .g ., [33, 7]) . PROLOG environments cannot be allo-
cated in MRS wherein registers are not mapped onto memory addresses, because
environments must often point into themselves and other environments . However,
stack memory addresses can be aliased onto the MRS at the cost of additional
hardware [20] . Simple aliasing hardware has the advantage of requiring that
contiguous windows correspond to contiguous memory addresses . This implies that
the advantage of overlapping windows can be gained only if the caller's environ-
ment is at the top of stack .
Aware of these problems, Borriello et al . [7] suggest using the SPUR processor's
register windows for the choice-point stack in the split-stack model . This makes the
most of the SPUR hardware, but the statistics presented here suggest that the
SPUR design is not area effective for PROLOG . Since shallow backtracking is the
predominant form of nondeterminate execution in PROLOG programs, a single-
choice-point buffer, like that of the PLM or Pegasus, is sufficient to capture most
choice-point traffic. A dual-choice-point buffer is another possibility, e .g., this
could be implemented with the 64 registers of the AM29000 [54], leaving its stack
buffer free for another use .
In the simple case of shallow backtracking, the overlapping windows might be
used as follows. A clause matches its head from one window and places arguments
to its first goal in an alternative window. Recover from head failure is automatic .
For more complex execution scenarios, however, register windows are more
appropriate for the DEC-10 PROLOG architecture than for the WAM [43]. A
DEC-10 frame maps well onto a window, whereas the WAM requires splitting
windows between environment and/or choice-point objects .
7.4. Copyback Cache
An alternative to the previously described local memories is a data cache that
captures all types of WAM data references . In this section, a data-cache model is
described and performance measurements are presented . The cache model consid-
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FIGURE 8. Data-cache performance measurements : cache size versus miss and traffic
ratios for varying block size .
ered here is line oriented (allocation is done on lines consisting of one or more
words) with write allocation (write misses cause allocation of the target line) . Full
associativity and perfect LRU replacement are assumed . Copyhack (i .e ., write
requests are directed to the cache only, and the memory is updated only when
replacing a "dirty" line) is recommended because PROLOG write traffic is
excessive-almost 1 :1 reads to writes . The copyback-cache performance statistics
also give an estimate of multiprocessor broadcast-cache [6] performance, reported
in detail in [43] . The cache simulator used to make these measurements is a
translation of the DELCACHE program [2] .
Figure 8 shows the data-cache performance measurements. Gross cache sizes of
64-1024 data words were measured . Small-cache traffic as measured with write
allocation is excessive-a no-allocation policy is better . The medium and large
caches retain similar traffic characteristics while lowering miss ratio at the cost of
doubling cache size . Interestingly, even small caches perform well. Heap and trail
referencing exhibit more spatial locality than was originally expected . When
reading and writing structures on the heap, referencing is sequential . Even nested
structures are laid down in a localized area. The trail is also read and written
sequentially .
The data-cache performance for the WAM is now compared with that of similar
caches for procedural-language architectures . Because numerous studies have
been made of the memory characteristics of procedural languages [2, 18, 25, 26],
and this paper is among the first studies of PROLOG memory characteristics, it is
helpful to the intuition to understand their relationship . Mulder [26] measured the
data-memory performance of typical PASCAL programs-the traffic ratio is com-
pared here . Figure 9 shows the traffic ratios of two- and four-word line caches for
PASCAL and PROLOG. The PASCAL, benchmarks (different than the PROLOG
benchmarks) generated significantly lower traffic ratios . For the lowest traffic
measured, that the 1024-word caches with two-word lines, the PASCAL traffic ratio
is 0.031, 33% of 0.094 for PROLOG . For four-word lines, the PASCAL traffic ratio is
0.049, 50% of 0 .10 for PROLOG. These results indicate that the PASCAL working
set is smaller and its locality is higher . The PROLOG storage model is more
complex than the PASCAIL storage model, entailing a heap, stack, and trail . In
addition, the heap and stack can grow large (see Table 5) . Even with garbage
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FIGURE 9. "Smart" (PROLOG), PASCAL ., and PROLOG data-cache performance mea-
surements : cache size versus traffic ratio. (Note : PASCAL and PROLOG benchmarks differ .)
collection, the PROLOG storage areas will grow erratically, still giving a larger
working set than PASCAL .
7.5. Smart Cache
A smart cache, as defined here, avoids fetching or copying back lines that are not
contained in the current valid storage areas of the machine model, e.g ., invalid
portions of the stack and heap . The PSI-II [28] and Firefly [3] machines both have
one-word line caches with write allocation . These caches are smart in avoiding the
fetching of a write miss on the top of stack . Note that avoiding a stack or heap
fetch can be implemented by a host instruction (e.g ., PSI-II's writ e stack
operation), whereas avoiding copyback requires a run-time check by the cache .
Ross and Ramamohanarao [35] present and measure a similar management
strategy, but at the next higher level : the transfer of pages between main memory
and disk . Their results show that for compiled PROLOG programs, page traffic is
reduced by a factor of two below a conventional paging strategy . This suggests that
a similar cache-line transfer management policy may be beneficial . The smart-cache
strategy introduces the management policies of the stack buffer into the cache .
Goto et al . [15] presents a design for a smart cache tailored for execution of the
parallel logic-programming language FGHC [46] . This design incorporates a direct-
write cache command that avoids fetching a write miss if the target is the first word
of the cache line. The command is utilized by the firmware emulating the
architecture .
The potential bandwidth reduction offered by a smart cache is indicated by the
high-level statistics previously presented . Almost all writes to the stack occur at the
top-the mean choice-point write depth is 5 .0 words, and the mean environment
write depth is 9 .7 words . In addition, certain benchmarks display frequent writes to
the top of heap-CHATP and ILI have a mean heap write depth of 6 .0 words .
Therefore, avoidance of fetching the line at the top of the stack or heap, on a write
miss, has the potential to significantly reduce memory traffic . Avoidance of copying
back dirty yet invalid portions of the stack appears beneficial because on average,
40 words at the top of the stack are freed by each choice-point deallocation .
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FIGURE 10. Memory references saved by smart cache with respect to standard cache .
Environment and heap allocations are only half as effective, freeing up 18 words
on average .
A smart copyback cache was simulated, based on the previous copyback cache.
The smart cache avoids fetching and copying back lines not contained within the
current valid storage boundaries, as defined by the WAM state registers H, B, and
E. Figure 9 shows the smart-data-cache traffic ratios . The miss ratios are identical
to those of the copyback cache, As indicated, the smart cache saves 20% to 30% of
data traffic of the copyback cache . Figure 10 shows the breakdown of references
saved by the smart cache . For each benchmark, four percentages are given, adding
up to 100% of the traffic savings . Removal of heap fetches contributes the most to
the traffic savings, with removal of stack copybacks second . Note that removal of
stack fetches consistently offers the least savings .
7.6. Comparison of Data Memories
In a previous section, choice-point-buffer performance statistics are presented
considering only choice-point references . Similarly, the stack-buffer and environ-
ment-buffer performance statistics presented concerned only reference types that
could be stored in those memories . These statistics show how well the buffer
exploits the locality of its associated data storage area . Total memory-system
performance includes both local-memory performance and the performance of
other reference types. In some cases, these other references bypass the local
memory, and total memory-system performance is significantly lower than the
local-memory performance . Figure 11 shows the statistics including all data-refer-
ence types .' Included in these figures are 8- and 16-word choice-point buffers,
16-256-word stack butlers, 64-1024-word caches (with four-word line), and
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® stack copybacks saved
157
4
Because of space limitations, instruction references are not analyzed in this paper . Refer to [43) for
a complete discussion .
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FIGURE 11 . local-data-memory performance measurements : local-memory size versus
miss and traffic ratios .
16-256-word environment stack buffers combined with a 16-word choice-point
buffer .
Figure 11 indicates that the combined configuration does not perform as well as
a stack buffer of equivalent size . This result reconfirms the previous results that the
stack buffer captures a significant portion of the choice-point references that a
choice-point buffer cannot-those below the top of stack (deep backtracking) . This
result is unfortunate in that a choice-point buffer, implemented as a set of shadow
registers, is useful : it decreases the execution time of choice-point creation and
failure, during shallow backtracking . Yet a stack buffer produces significantly less
memory traffic . The combination of choice-point buffer and stack buffer is unten-
able because of aliasing problems-the same memory location may reside in both
buffers. With the proposed stack-buffer management algorithm shallow choice
points will always alias, thus defeating the advantage of shadow registers . Related
designs, however, such as a dual-choice-point buffer coupled with an environment
stack buffer, may approach the performance of the stack buffer .
The data cache displays significantly lower miss ratios than the buffers (note
that the copyback cache and the "smart" cache have identical miss ratios). For
small caches, the miss ratio is paid for with a correspondingly high traffic ratio .
Caches of 64 words or less, however, were found to do better without write
allocation. The stack buffer generates less traffic than the cache for sizes of about
200 words and less ; however, the stack buffers advantage over the smart cache is
for sizes of about 130 words and less. Above these thresholds, the caches are
superior, although hardware cost should also be considered-generally, cache
hardware is more costly than stack-buffer hardware in terms of access time and
number of gates . In summary, the memories compared fall into three ranges of
performance and cost, where memory size in words is a simple approximation to
cost. For low cost, 16 words or less, a choice-point buffer implemented as shadow
registers has the best performance . For medium cost, 32-128 words, the stack
buffer is best . For cost greater than 130 and 200 words, the smart and copyback
caches respectively are best .
Combinations of the abovementioned data buffers, at the same level of the
memory hierarchy, are not easily implemented, nor are they expected to display
significantly increased performance . As mentioned, one problem is aliasing . As
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shown in the combined choice-point and environment buffers, another problem,
is the reduced efficiency of the split hardware area .
During the design of the WAM in 1984, PROLOG was not expected to exhibit
referencing locality to the degree reported here. This result may be the most
significant of this study: that even the highly dynamic memory usage of PROLOG
can be tamed with small, well-designed local memories . Still, a comparison with
PASCAL reveals that PROLOG memory performance is not yet up to that of
procedural languages .
8. CONCLUSIONS
This paper describes a synthesis of logic-programming architecture design with the
lessons learned from procedural-programming architecture design and memory
organization . The field of logic-programming machine design is new . It is therefore
not surprising that little has been published in the area of logic-programming
machine performance . The vast store of knowledge and folklore available about
procedural-language architectures and machines is absent for logic-programming
languages . This paper helps fill that gap . The benchmarks measured in this study
are more representative of realistic PROLOG programs than those of previous
studies. In addition, the local-memory models simulated represent a wider explo-
ration of a variety of machine organizations than previous studies .
A key point of this paper is : failing the creation of radical architectures and/or
supercompilers that remove PROLOG's bandwidth requirement, to implement a
high-performance PROLOG system, efficient local memories are essential . Although
the WAM is a high-level architecture, the results of this paper hold for lower-level
implementations (modulo the compiler optimizations they afford, e.g ., [24, 45, 8, 4,
48, 9]) . At the memory simulation level, shallow backtracking is shown to he the
primary source of the PROLOG data-bandwidth requirement . This study shows that
small local memories, of 1024 words and less, effectively reduce the shallow-back-
tracking and other required bandwidths of PROLOG programs because of the
WAM's high locality. This result is important for the design of logic-programming
multiprocessors, indicating the potential for single-chip processing elements to
reduce memory traffic .
This research was conducted at the Stanford University Computer Systems Laboratory . I thank
Professors M. Flynn and S . Lundstrom for their criticisms . My work was supported
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an IBM
Graduate Fellowship .
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